library ieee;
use ieee.std_logic_1164.all;

entity NAND2 is
	port (
		a, b : in bit;
		z : out bit
	);
end entity NAND2;

architecture DATAFLOW of NAND2 is
	
begin

	z <= a NAND b;

end architecture DATAFLOW;
